

15.6" Grant 1.0 / 17.3" Bogart 1.0
Intel Huron River Sandy Bridge 32nm SV PGA988B i3, i5 DC 35W/ i7 QC 45W

15.6",17.3" GDDR5 x 4(1GB), Seymour XT M2(29x29) 15W Muxless Hybrid Switchable
15.6",17.3" GDDR5 x8(1GB,2GB), Whistler XT M2(29x29) 35W Muxless Hybrid Switchable

POWER

Adapter-in Jack w/Smart pin
DC in Conn
Battery Conn
CHARGER: +VCHGR

3.3VSTBY / 5VSTBY 41

DDR3: 1.5V / 0.75VS_DDR_VTT
DDR_VTTR 46

CPU CORE
45W/35W : CPU_CORE 42, 43

CPU PLL : 1.8VS LDO 47

1.1V LDO : USB3.0 37

UMA in CPU: VGFX_CORE 43

CPU IO: 1.05VS_VCCIO 44
== PCH CORE: 1.05VS

CPU IO(0.9V~0.8V): VCCSA 45

POWER GOOD 38

RUN POWER /SUS POWER 39

POWER GOOD 39

5VSTBY----> 5VS 39

1.5V ----> 1.5VS == 1.5VS_CPUVDDQ39

3.3VSTBY----> 3.3VS 39

3.3VSTBY----> 3.3VSTBY_PCH 39

3.3VSTBY----> 3.3V_LAN 39

POWER of
Discrete VGA

VGA_CORE 57
35W /25W / 15W: VGA_CORE

LDO: VGA_1.0VS 56


LDO: VGA_1.8VS 56


3.3VS == VGA_3.3VS 56

1.5V ----> VGA_1.5VS 56

BACO 56

DGPU_PWROK 56
DGPU_PERST#







DDR3 Compensation Signals

| | | | | |
|------------|--------|---|---|---------|
| SM_RCOMP_0 | R274 | 1 | 2 | 140.1% |
| SM_RCOMP_1 | R10531 | 1 | 2 | 25.5.1% |
| SM_RCOMP_2 | R10541 | 1 | 2 | 200.1% |


Max= 500 mils



| | | | |
|---------------------------------|---------------------|------------------------|---------|
| FLEX Computing | | | |
| Project Name : | | Title : | |
| H710DI1 | | CPU_2/7_CLK_MISC_THERM | |
| Size : | Document Number : | | Rev : |
| | HPMH-40GAB6600-B130 | | B |
| Date: Monday, November 08, 2010 | | Sheet : | 3 of 63 |




POWER



36A~52A

8.5A





7/06 delet 330uF X2
poewr side have 330uF X3
(3x 330 μ F for 2012 capable designs)
follow Huron River Platform Power Delivery (439028)

CORE SUPPLY


SVID

SENSE LINES

50 ohm reference GND




Layout Note:
Alert#(AJ29) signal must be routed between
the Clock and Data lines to reduce the cross
talk between them. Spacing recommendations
from the "Asynchronous Signal General
Routing Guideline" of the Huron River
PDG have to be met.



Sandy Bridge_FOXCONN_P298927-3641-41F

POWER

CN_CPU801G



AT24 VAXG1
AT23 VAXG2
AT21 VAXG3
AT20 VAXG4
AT18 VAXG5
AT17 VAXG6
AR24 VAXG7
AR23 VAXG8
AR21 VAXG9
AR20 VAXG10
AR18 VAXG11
AR17 VAXG12
AP24 VAXG13
AP23 VAXG14
AP21 VAXG15
AP20 VAXG16
AP18 VAXG17
AP17 VAXG18
AN24 VAXG19
AN23 VAXG20
AN21 VAXG21
AN20 VAXG22
AN18 VAXG23
AN17 VAXG24
AM24 VAXG25
AM23 VAXG26
AM22 VAXG27
AM20 VAXG28
AM18 VAXG29
AM17 VAXG30
AL24 VAXG31
AL23 VAXG32
AL21 VAXG33
AL20 VAXG34
AL18 VAXG35
AL17 VAXG36
AK24 VAXG37
AK23 VAXG38
AK21 VAXG39
AK20 VAXG40
AK18 VAXG41
AK17 VAXG42
AJ24 VAXG43
AJ23 VAXG44
AJ20 VAXG45
AJ18 VAXG46
AJ17 VAXG47
AH24 VAXG48
AH23 VAXG49
AH21 VAXG50
AH20 VAXG51
AH18 VAXG52
AH17 VAXG53
AH16 VAXG54

SENSE
LINES


VREF

DDR3 - 1.5V RAILS


SA RAIL

MISC


1.8V RAIL




Sandy Bridge_FOXCONN_P298927-3641-41F



poewr side have 330uF X2 (NA X 1)




poewr side have 330uF X2(NA)




VCCSA_SEL Voltage Selection Table

| VID[0] Pin C22 | VID[1] Pin C24 | VCCSA Vout | 2011 processor | 2012 processor |
|-------------------|-------------------|------------|-------------------|-------------------|
| 0 | 0 | 0.90 V | Yes | Yes |
| 0 | 1 | 0.80 V | Yes | Yes |
| 1 | 0 | 0.725 V | No | Yes |
| 1 | 1 | 0.675 V | No | Yes |



Layout


Four 0402 0.1uF stitching capacitors added between +V1.5_DIMM & +V1.5S_CPU_VDDQ S3PowerReduction checklist




1. MB Bottom Socket Cavity 10uFX2
2. MB Bottom Socket Edge 10uFX1
3. VCCSA at processor

FLEX Computing

| | |
|---------------------------------|-------------------------------|
| Project Name : H710DI1 | Title : CPU_6/7_VGFX_VDDR3 |
| Size : HPMH-40GAB6600-B130 | Rev : B |
| Date: Monday, November 08, 2010 | Sheet: 7 of 63 |




Channel-A




DDR3 RVS 9.2H_DDRRK-20410-TP9D
CONN DDR3 RVS DDRRK-20410-TP9D 204P 9.2H

Note:
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30




CONN DDR3 RVS DDRRK-20410-TP9D 204P 9.2H


Layout
Place these caps close to Pin203 and 204.



Follow Intel CRB & CHKList 1uF x 4
Due to Manchester SODIMM not butterfly,
The decoupling ability can not share to 2 DIMMs.
JasonW20100206




Layout
0.1uF Caps for CMD,CLK,CTRL return path
Place Caps on the same side as SO-DIMM
and close to VDD Pin.




| FLEX Computing | | |
|---------------------------------|---------------------|------------------------|
| Project Name : | | Title : |
| H710DI1 | | DDR3_SO-DIMM1_CHA(9H2) |
| Size : | Document Number : | Rev : |
| | HPMH-40GAB6600-B130 | B |
| Date: Monday, November 08, 2010 | | Sheet: 9 of 63 |

Channel-B




DDR3 RVS 5.2H_DDRRK-20410-TP5B
CONN DDR3 RVS DDRRK-20410-TP5B 204P 5.2H

7/26 Matutina Modify




CONN DDR3 RVS DDRRK-20410-TP5B 204P 5.2H


Layout
Place these caps close to Pin203 and 204.



Follow Intel CRB & CHKList 1uF x 4
Due to Manchester SODIMM not butterfly,
The decoupling ability can not share to 2 DIMMs.
JasonW20100206



Layout
0.1uF Caps for CMD,CLK,CTRL return path
Place Caps on the same side as SO-DIMM
and close to VDD Pin .






Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

| SO-DIMM Address | | | |
|----------------------------|-----|------|--|
| SA0_DIM0 = 0, SA1_DIM0 = 0 | SPD | 0xA0 | |
| | TS | 0x30 | |
| SA0_DIM1 = 0, SA1_DIM1 = 1 | SPD | 0xA4 | |
| | TS | 0x34 | |

FLEX Computing


| | | | |
|---------------------------------|---------------------------------------|--------------------------------|---------|
| Project Name : H710DI1 | | Title : DDR3_SO-DIMM2 CHB(5H2) | |
| Size : | Document Number : HPMH-40GAB6600-B130 | | Rev : B |
| Date: Monday, November 08, 2010 | | Sheet: 10 of 63 | |

Debug Port



FLEX Computing

| | | | |
|----------------------------------|---|--|-------------------|
| Project Name : H710DI1 | | Title : XDP(PROCESSOR / PCH) | |
| Size : | Document Number : HPMH-40GAB6600-B130 | | Rev : B |
| Date: Monday, November 08, 2010 | | Sheet : | 11 of 63 |



U811B

LAN

WLAN

Card Reader


USB 3.0



CLOCKS




CougarPoint_Rev_1p0




Clock termination for FCIM




1. External clock present: 10k unstuffed
2. External clock no present: 10k stuffed




COUGARPOINT (DMI,FDI,GPIO)



COUGARPOINT (LVDS,DDI)





COUGARPOINT (PCI,USB,NVRAM)




| | |
|---|----|
| DB-USB Port 0 | 00 |
| DB-USB Port 1 | |
| MB-USB Port 2 | 00 |
| MB-USB Port 3 | |
| USB-WLAN Port 4 | |
| USB-BT Port 5 | |
| USB-FT Port 8 | |
| USB-WECAM Port 9 | |
| USB-TOUCH SCREEN PORT 10 | |
| *USB-Port1 and port9 for BIOS debug tool | |



1. 14 USB ports are not available on all Standard SKU's.
2. SFF USB ports are only 12 port




COUGARPOINT (GPIO,VSS_NCTF,RSVD)





| | |
|-----------|---------------------------------|
| GPI048 | 0ohm NA High = Strong (Default) |
| SV_SET_UP | 0ohm Mounted Low = Weak |




| PWA rev | GPI13 (RJ807) | GPI57 (RJ6) |
|----------|---------------|-------------|
| SI | 0 | 0 |
| PV | 0 | 1 |
| MV | 1 | 0 |
| Reserved | 1 | 1 |



| DC or QC HM65 or HM67 | GPI12(RJ809) Bit 1 | GPI52(RJ808) Bit 0 |
|--------------------------|-----------------------|-----------------------|
| DC CPU(35W) HM65 PCH | 0 | 0 |
| DC CPU(35W) HM67 PCH | 0 | 1 |
| QC CPU(45W) HM67 PCH | 1 | 0 |
| QC CPU(45W) HM67 PCH | 1 | 1 |




This signal has a weak internal pull-up.
Note: the internal pull-up is disabled after
PLTRST# deasserts.



| RJ806 | RJ803 | RJ804 | RJ7 | platform | platform ID | SI | PV | |
|-------|-------|-------|------|--|-------------|--------|----|--|
| 0(B) | 0(B) | 0(B) | 0(B) | Grant 1.0 SG w/ AMD Seymour & Intel Graphic (Beats) | 0x1656 | | | |
| 0(B) | 0(B) | 0(B) | 1(A) | Grant 1.0 SG w/ AMD Whistler & Intel Graphic (Beats) | 0x1657 | SKU4 | | |
| 0(B) | 0(B) | 1(A) | 0(B) | Grant 1.0 UMA (Beats) | 0x1658 | SKU2 | | |
| 0(B) | 0(B) | 1(A) | 1(A) | Grant 1.0 SG w/ AMD Seymour & Intel Graphic (non Beats/Dolby) | 0x3581 | SKU3 | | |
| 0(B) | 1(A) | 0(B) | 0(B) | Grant 1.0 SG w/ AMD Whistler & Intel Graphic (non Beats/Dolby) | 0x3582 | | | |
| 0(B) | 1(A) | 0(B) | 1(A) | Grant 1.0 UMA (non Beats/Dolby) | 0x3583 | SKU1 | | |
| 0(B) | 1(A) | 1(A) | 0(B) | Bogart 1.0 SG w/ AMD Seymour & Intel Graphic+Subwoofer(Beats) | 0x1659 | SKU5,6 | | |
| 0(B) | 1(A) | 1(A) | 1(A) | Bogart 1.0 SG w/ AMD Whistler & Intel Graphic+Subwoofer(Beats) | 0x165A | SKU7,8 | | |


| | | | |
|--|---|--|-------------------|
| FLEX Computing | | | |
| Project Name : H710D1 | | Title : PCH_6/10_CPU_GPIO_VSS_RS | |
| Size : | Document Number : HPMH-40GAB6600-B130 | | Rev : B |
| Date: Monday, November 08, 2010 | | Sheet : 17 of 63 | |

COUGARPOINT (POWER)




| | | |
|---------------------------------|---------------------|----------|
| FLEX Computing | | |
| Project Name : | H710D11 | |
| Title : | PCH_7/10_POWER 1 | |
| Size : | Document Number : | Rev : |
| | HPMH-40GAB6600-B130 | B |
| Date: Monday, November 08, 2010 | Sheet : | 18 of 63 |

COUGARPOINT (POWER)



COUGARPOINT (GND)



| Signal | Usage | When Sampled | Internal PULL | Comment |
|------------------|---|----------------------------|--|---|
| SPKR | No Reboot | Rising edge of PWROK | Internal PD (The internal PD is disabled after PLTRST# de-asserts) | H: If the signal is sampled high, this indicates that the system is strapped to the No Reboot mode L: Cougar Point will disable the TCO Timer system reboot feature (Chipset Config Registers' Offset (3410h:Bit 5)). Default |
| INIT3_3V# | Reserved | Rising edge of PWROK | Internal PU (The internal PU is disabled after PLTRST# de-asserts) | This signal should not be pulled low |
| GNT[3]#/GPIO[55] | Top-Block Swap Override | Rising edge of PWROK | Internal PU (The internal PU is disabled after PLTRST# de-asserts) | H: Top Block Swap Mode disabled Default L: If the signal is sampled low, this indicates that the system is strapped to the Top Block swap mode |
| INTVRMEN | Integrated 1.05 V VRM Enable / Disable | Always | NA | H: Integrated 1.05V VRMs enabled Default This signal should always be External pulled high L: Integrated 1.05V VRMs disabled |
| GNT1#/GPIO51/ | Boot BIOS Strap bit [1] BBS[1] | Rising edge of PWROK | Internal PU (The internal PU is disabled after PLTRST# de-asserts) | GNT1# SATA1GP Boot BIOS Location 0 0 LPC 0 1 Reserved 1 0 PCI 1 1 SPI Default |
| SATA1GP/ GPIO19 | Boot BIOS Strap bit[0] BBS[0] | Rising edge of PWROK | Internal PU (The internal PU is disabled after PLTRST# de-asserts) | |
| GNT2#/GPIO53 | ESI Strap (Server Only) | Rising edge of PWROK | Internal PU (The internal PU is disabled after PLTRST# de-asserts) | H: Should not be pulled low for desktop and mobile Default ESI compatible mode is for server platforms only. L: Configures DMI for ESI compatible operation |
| HDA_SDO | Flash Descriptor Security Override/ ME Debug Mode | Rising edge of RSMRST# | Internal PD | H: If sampled high, the Flash Descriptor Security will be overridden. L: If strap is sampled low, (Default) the security measures defined in the Flash Descriptor will be in effect. This signal should not be pulled high |
| DF_TVS | DMI and FDI Tx/ Rx Termination Voltage | Rising edge of PWROK | Internal PD | The internal pull-down is disabled after PLTRST# deasserts |
| GPIO28 | On-Die PLL Voltage Regulator | Rising edge of RSMRST# pin | Internal PU | H: The On-Die PLL voltage regulator is enabled when sampled high Default L: When sampled low the On-Die PLL Voltage Regulator is disabled |
| HDA_SYNC | On-Die PLL Voltage Regulator Voltage Select | Rising edge of RSMRST# pin | Internal PD | H: On-Die PLL VR is supplied by 1.5 V Default L: On-Die PLL VR is supplied by 1.8 V |
| GPIO15 | TLS Confidentiality | Rising edge of RSMRST# pin | Internal PD The weak internal pull-down is disabled after RSMRST# deasserts | H: Intel ME Crypto TLS cipher suite with confidentiality Default L: Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality |
| L_DDC_DATA | LVDS Detected | Rising edge of PWROK | Internal PD The internal pull-down is disabled after PLTRST# deasserts. | H: LVDS is detected Default L: LVDS is not detected |
| SDVO_CTLRDATA | Port B Detected | Rising Edge of PWROK | Internal PD (The internal PD is disabled after PLTRST# de-asserts) | H: Port B is detected L: Port B is not detected Default |
| DDPC_CTLRDATA | Port C Detected | Rising edge of PWROK | Internal PD (The internal PD is disabled after PLTRST# de-asserts) | H: Port C is detected L: Port C is not detected Default |
| DDPD_CTLRDATA | Port D Detected | Rising edge of PWROK | Internal PD (The internal PD is disabled after PLTRST# de-asserts) | H: Port D is detected L: Port D is not detected Default |
| DSWVRMEN | Deep S4/S5 Well On-Die Voltage Regulator Enable | Always | NA | If strap is sampled high, the Integrated Deep S4/S5 Well (DSW) On-Die VR mode is enabled. |
| SATA2GP/ GPIO36 | Reserved | Rising edge of PWROK | Internal PD (The internal pull-down is disabled after PLTRST# deasserts.) | NOTE: This signal should not be pulled high when strap is sampled. |
| SATA3GP/ GPIO37 | Reserved | Rising edge of PWROK | Internal PD (The internal pull-down is disabled after PLTRST# deasserts.) | NOTE: NOTE: This signal should not be pulled high when strap is sampled. |
| GPIO8 | Reserved | Rising edge of RSMRST# | Internal PU (Pull-up is disabled after RSMRST# is deasserted.) | NOTE: This signal should not be pulled low |

PAD24 1 << SPCR (12,33)

PAD21 1 >> INIT3_3V# (17)

R70 1 2 1K NA << STRAP_GNT3# (16)

+V3.3A_RTC
R896 1 2 330K >> PCH_INTVRMEN (12)

R69 1K NA R943 1K NA << STRAP_GNT1# (16)
<< STRAP_SATA1GP (12)

PAD10 1 >> STRAP_GNT2# (16)

3.3VS
R1115 1 2 1K NA >> PCH_HDA_SDO (12,29)

1.8VS R933 PLACE 2.2K CLOSE TO THE BRANCHING POINT
1 2 2.2K
(3) H_SNB_IVB# >> R929 1 2 1K >> DF_TVS (17)

PAD35 1 >> PLL_ODVR_EN (17)

3.3VSTBY_PCH
R107 1 2 1K >> HDA_SYNC_R (12)

3.3VSTBY_PCH NA
R939 1 2 1K >> STRAP_PCH_GPI15 (17)

+V3.3A_RTC
R1067 1 2 330K
R899 1 2 330K NA << DSWODVRN << DSWODVRN (14)

R1110 1 2 10K << NC_PCH_GPI36 (17)

R151 1 2 10K FDI_OVRVLTG >> FDI_OVRVLTG (17)

R918 1 2 1K >> STRAP_PCH_GPO8 (17)

| NO REBOOT | |
|-----------|----------------------|
| NA | Low=Disable(Default) |
| MOUNTED | High=Enable |

| A16 swap override Strap | |
|-------------------------|---|
| STP_A160VR | Low = A16 swap override High = Default |

| |
|--|
| INTVRMEN= Integrated SUS 1.05V VRM Enable |
|--|

| Flash Descriptor Security Override | |
|------------------------------------|--|
| PCH_HDA_SDO | NA Low=Disable(Default) MOUNTED High=Enable |

| DMI & FDI Termination Voltage | |
|-------------------------------|---|
| DF_TVS | Set to Vss when LOW Set to Vcc when HIGH |

| PLL ON DIE VR ENABLE | |
|----------------------|----------------------------------|
| PLL_ODVR_EN | ENABLE- UNSTUFF DISABLE-STUFF |

HR only support 1.5 V
HDA_SYNC need PU to HDA SUS rail through 1k ohm
for 451710_451710 SPEC


| DSWODVRN - On Die DSW VR Enable | |
|---------------------------------|------------------|
| Pull High | Enable (Default) |
| Pull Down | Disable |


| DMI TERMINATION VOLTAGE OVERRIDE | |
|----------------------------------|--|
| GPIO36 | LOW - Tx, Rx terminated to same voltage (DC Coupling Mode) DEFAULT |

| FDI TERMINATION VOLTAGE OVERRIDE | |
|----------------------------------|--|
| GPIO37 (FDI_OVRVLTG) | LOW - Tx, Rx terminated to same voltage (DC Coupling Mode) DEFAULT |

| | |
|------------------------------------|-------------------|
| GPIO8 Integrated Clock Chip Enable | |
| High | : Disable |
| Low | : Enable(default) |


| FLEX Computing | | | |
|---------------------------------|---------------------------------------|-------------------------|-------|
| Project Name : H710DI1 | | Title : PCH_10/10_STRAP | |
| Size : | Document Number : HPMH-40GAB6600-B130 | Rev : B | |
| Date: Monday, November 08, 2010 | | Sheet: 21 | of 63 |









- | | | |
|---|--|------------|
|  | | |
| Project Name : H710DI1 | Title : eDP_LVDS CONN_HP Logo | |
| Size : | Document Number : HPMH-40GAB6600-B130 | Rev : B |
| Date: Monday, November 08, 2010 | Sheet : | 23 of 63 |

HDMI


CLOSE to CN_HDMI1
HPMH-32-4000000104G




Intel Huron River: 680 ohm
AMD Danube: 715 ohm
AMD Sabine: 715 ohm





HDMI



2HE1565-00011
CN-HDMI-19DIP-7H1-RVS
HPMH-38-00F0000017G




HDMI test
C1 -- Cp=45pf
C2 -- Cp=46pf (spec<50pf)



| FLEX Computing | | | |
|----------------------------------|---------------------------------------|-------------------|---------|
| Project Name : H710DI1 | | Title : HDMI CONN | |
| Size : Custom | Document Number : HPMH-40GAB6600-B130 | | Rev : B |
| Date : Monday, November 08, 2010 | | Sheet : 24 | of 63 |

HDD


Layout Notice:
0.01uF series cap close to connector
follow SATA Signal Connection Checklist



2nd HDD


FOR 17" MB USE WTB CONNECTOR

CONN SPEC: 0.3A/PIN



Layout Notice:
0.01uF series cap close to connector
follow SATA Signal Connection Checklist

ODD




Layout Notice:
0.01uF series cap close to connector
follow SATA Signal Connection Checklist

TDC: 2A

Change to Cable type Conn

ODD Zero Power

Check if meet max current!!



G-Sensor

G-SENSOR


ST HP3DC

3.3VS

ADDR: 0011000x(30h) - SDO PD

ADDR: 0011010x(32h) - SDO NC


SINK: ??mA@VoL=0.33V(MAX)



Pin 8
1: I2C mode
0: SPI enabled

HP3DC
IC HP3DCTR G-sensor LGA-16
PN = HPMH-15-023000011G


KB Backlit




FLEX Computing

| | | | |
|---------------|---------------------------|---------------------|-------------------------|
| Project Name: | H710D11 | Title: | HDD_ODD_G-Sensor_KB BKL |
| Size: | Document Number: | HPMH-40GAB6600-B130 | Rev: B |
| Date: | Monday, November 08, 2010 | Sheet: | 25 of 63 |

Web CAM




Blue Tooth




TouchScreen (Module CONN)

Touch Screen power is 5V type


Peak 200mW 40mA




Finger Print




Touch Pad(Pick Button)




LID




PWRBTN BOARD




connector on Mother Board for
Power Button/LED/LID Daughter board




USB BOARD



Mini-PCIE - WLAN (Half size)




WLAN CONNECTOR



HP 2011 WLAN SPEC 2nd RF ON/OFF Pin
Primary path is to implement it on pin 51,
but 0 Ohm strap to pin 19 required for
Intel Rainbow Peak ES2 cards use
(QS will transition to pin 51).


Thermal Sensor
(REMOTE : DGPU)
(LOCAL : CPU)



THERMAL IC FOR CPU or DGPU


| | | |
|---------|------------------|--------------------------------------|
| WINBOND | W83L771AWG | ODMH-15-00G0000017G 1001100x(98h) |
| ON SEMI | ADT7421ARMZ-REEL | ??? |
| GMT | G780P81U | ??? |

FAN CONN




Card Reader

Layout note : all resistor & capicator close to Chip pin & Connector pin




FOR 17" MB USE WTB CONNECTOR



FOR 15" MB ALL COMPONENT : NA

FOR 17" MB ALL COMPONENT : MOUNT

FOR 15" MB USE CardReader CONNECTOR



FOR 15" MB ALL COMPONENT : MOUNT

FOR 17" MB ALL COMPONENT : NA

FLEX Computing

| | | | |
|---------------------------------|-------------------|------------------------------|-------|
| Project Name : H710DI1 | | Title : Card Reader (R5U220) | |
| Size : | Document Number : | HPMH-40GAB6600-B130 | |
| Date: Monday, November 08, 2010 | Sheet : | 30 | of 63 |

FLEX Computing

**Project Name :
H710DI1**

| | |
|---------|---------|
| Title : | RESERVE |
|---------|---------|


| | |
|--------|---|
| Size : | Document Number : HPMH-40GAB6600-B130 |
|--------|---|

| | |
|-------|---|
| Rev : | B |
|-------|---|

| | |
|---------------------------------|------------------|
| Date: Monday, November 08, 2010 | Sheet : 32 of 63 |
|---------------------------------|------------------|

Sheet : 32 of 63

Audio CODEC



FLEX Computing

| | | | |
|----------------------------------|---|--|--|
| Project Name : H710D11 | | Title : Audio 1/3 IDT 92HD80TA | |
| Size : | Document Number : HPMH-40GAB6600-B130 | Rev : B | |
| Date : Monday, November 08, 2010 | | Sheet : 33 of 63 | |

If without supply Woofer all page NA

WOOFER AMP

HPA00836PWPR
HTSSOP28-25P6X220-TH

HPA00836PWPR
28PIN

C9742 GND
near by CODEC

WOOFER_IN C844 1 2 1UF/10V/0603 R834 1 2 0

5VS

C84 1UF/10V/0603

R821 100K NA

R825 100K NA

GAIN 20dB

R822 100K

R826 100K

C839 1 2 1UF/10V/0603

R1072 49.9K_F

R1073 28.7K_F (33.34) SHDN#

C1094 1UF/10V/0603


G1=0 G0=0 GAIN=20dB

G1=0 G0=1 GAIN=26dB

G1=1 G0=0 GAIN=32dB

G1=1 G0=1 GAIN=36dB

Kevin modify-0909











NA
Always NA


FLEX Computing

| | | | |
|---------------------------------|------------------|--------------------------------|--|
| Project Name: H710DI1 | | Title: Audio 3/3 WOOFER AMP | |
| Size: | Document Number: | HPMH-40GAB6600-B130 | |
| Date: Monday, November 08, 2010 | Sheet: 35 | Rev: B | |
| | | of 63 | |

USB3.0 NEC uDP720200




HPMH-10-00C0000024G
IC uPD720200AF1 USB3.0 FBGA-176
NEC uDP720200A




USB 2.0 2nd Source
HPMH-38-0040000078G
HPMH-38-0040000080G
HPMH-38-0040000087G


USB 3.0 2nd Source
HPMH-38-0040000068G
HPMH-38-0040000088G




USB3.0 3.3V



USB3.0 1.05V_USB




USB 2.0 Mount USB 3.0 NA



USB POWER SW




7/14 for USB3.0 and USB 2.0





7/14 USB 3.0 mount B
USB 2.0 mount B





FLEX Computing

| | |
|--|---------------------------------------|
| Project Name : H710D11 | Title : USB30_CNN/PWR_SW/1.1V/3.3V |
| Size : Document Number : HPMH-40CAB6600-B130 | Rev : B |
| Date : Monday, November 08, 2010 | Sheet : 37 of 63 |









Vcore setting Table

| | 45W | 35W | |
|-----------|-----------------|---------------|----------------------|
| Reference | SV-QC | SV-DC | For 35W component PN |
| PU15 | NCP5911 | NA | |
| PR153 | 0_0603_5% | NA | |
| PC153 | 0.22UF_25V_0603 | NA | |
| PR159 | 49.9_0402_1% | NA | |
| PC163 | 2.2UF_6.3V_0603 | NA | |
| PQ820 | FDMS7692 | NA | |
| PQ819 | FDMS0308S | NA | |
| PL808 | 0.36uH | NA | |
| PR874 | 73.2K_0402_1% | 41.2K_0402_1% | HPMH-30-141221-990G |
| PR861 | 24K_0402_1% | 24.9K_0402_1% | HPMH-30-124921-990G |
| PR867 | 21K_0402_1% | 12.4K_0402_1% | HPMH-30-112421-990G |



1.05VS_VCCIO
1.05VS

(38,45) 1.05VS_PWRGD

(38,46) 1.05V_VCCIO_EN

$$I_{OCP} = ((PR4551 * 10) / 8 * R_{ds(on)}) + I_{O(max)} / 6 = 18.4A$$

Freq=430KHz

RF pull down to GND with resistor : Auto-skip
RF connect to PGOOD with resistor : Force CCM


TDC=12.87A
OCP=15.54A

$$V_o = 0.75 * (1 + (PR529 / PR531)) = 0.75 * (1 + 0.47) = 1.107V$$

FLEX Computing

| | | | |
|---------------------------------|--|-----------------------------|------------|
| Project Name : H710DI1 | | Title : 1.05VS(TPS51218) | |
| Size : Custom | Document Number : HPMH-40GAB6600-B130 | | Rev : B |
| Date: Monday, November 08, 2010 | | Sheet : | 44 of 63 |

VCCSA



Freq=700KHz


| VCCSA_VID[0] | VCCSA_VID[1] | VCCSA |
|--------------|--------------|-------|
| 0 | 0 | 0.9 |
| 0 | 1 | 0.8 |

Max = 6A
OCP = 9A

FLEXComputing

| | | | |
|----------------------------------|---------------------------------------|-------------------------|---------|
| Project Name : H710D11 | | Title : ITE8509E/ 1.1VS | |
| Size : B | Document Number : HPMH-40GAB6600-B130 | | Rev : B |
| Date : Monday, November 08, 2010 | | Sheet : 45 of 63 | |

1.8VS




MAX:
UI=1.45A

1.8VS for CPU & PCH

7/20 change LDO IC / wait for PN by wayler

| | | |
|---------------------------------|--|------------------|
| FLEX Computing | | |
| Project Name : H710DI1 | | Title : 1.8VS |
| Size : | Document Number : HPMH-40GAB6600-B130 | Rev : B |
| Date: Monday, November 08, 2010 | | Sheet : 47 of 63 |




Whistler_M2
IC 216-0810001 Whistler XT-M2 FCBGA-962
HPMH-10-0020000048G

| GPU TYPE | PN |
|-------------|---------------------|
| Whistler XT | HPMH-10-0020000048G |
| Seymour-XT | HPMH-10-0020000049G |

(2) PCIE_MRX_GTX_P0[0..7]
(2) PCIE_MRX_GTX_N0[0..7]
(2) PCIE_MTX_GRX_P0[0..7]
(2) PCIE_MTX_GRX_N0[0..7]

Close to VGA




Whistler_M2
IC 216-0810001 Whistler XT-M2 FCBGA-962
HPMH-10-0020000048G

| FLEX Computing | | | |
|----------------------------------|---------------------------------------|--------------------------------|---------|
| Project Name : H710D11 | | Title : Capilano_1/5_PCIE/LVDS | |
| Size : | Document Number : HPMH-40GAB6600-B130 | | Rev : B |
| Date : Monday, November 08, 2010 | | Sheet : 48 | of 63 |

For del vBIOS ROM design:
1.P49 -U8,C47,R54
2.P53 -R1001,R1002,R1015

For GDDR5 used



NA for del vBIOS ROM design.






VMEM_ID

| | DVPDATA_2 | DVPDATA_1 | DVPDATA_0 |
|---|-----------|-----------|-----------|
| Seymour Hynix H5GQ2H24MFR-T2C (128Mx16) x4pcs | 0 | 0 | 0 |
| Seymour Samsung K4G20325FC-HC04 (128Mx16) x4pcs | 0 | 0 | 1 |
| Whistler Hynix H5GQ1H24AFR-T2C (64Mx16) x8pcs | 0 | 1 | 0 |
| Whistler Samsung K4G10325FE-HC04 (64Mx16) x8pcs | 0 | 1 | 1 |
| Seymour Hynix H5GQ1H24AFR-T2C (64Mx16) x4pcs | 1 | 0 | 0 |
| Seymour Samsung K4G10325FE-HC04 (64Mx16) x4pcs | 1 | 0 | 1 |
| Seymour Elpida EDW2032BABG-50-F(128Mx16) x4pcs | 1 | 0 | 1 |
| Whistler Elpida EDW1032BABG-50-F(64Mx16) x8pcs | 1 | 1 | 1 |

100 MHz Spread Selection Table

| PIN3 | PIN7 | PIN5 | Down Spread% |
|------|------|-------|--------------|
| S1 | S0 | | Down Spread% |
| L | L | OFF | |
| L | M | -0.5 | |
| L | H | -2.5 | |
| M | L | -0.25 | |
| M | M | -0.75 | |
| M | H | -1.0 | |
| H | L | -1.5 | |
| H | M | -2.0 | Default |
| H | H | -3.0 | |

Have 1M resistor in IDT6V4088



U8198

H771 GFX



I2C



HPD1



XTALIN



TS_FDO



TSVDD



U8198

H771 GFX



I2C



HPD1



XTALIN




TS_FDO




TSVDD



OD, PU is at
PWRGD circuit



For DGPU debug, mounted
Close to chipset




NC on Seymour / Whistler

NC on Seymour / Whistler



NC on Seymour / Whistler


NC on Seymour / Whistler


For DGPU debug



Whisper_M2
 IC 216-0810001 Whisper XT-M2 FCBA-962
 HPMH-10-0020000048G













GDDR5 Memory Channel B X16 Mode

UI NA
DI Mount

TDC : 9A
For 8 pcs GDDR5 + DGPU



UI NA
DI Mount



| L | H |
|---------|----------|
| DGPU ON | DGPU OFF |

| VID4 (PP2) (GPIO16) | VID3 (PP1) (GPIO20) | VID2 (PP0) (GPIO15) | VGA_CORE |
|---------------------|---------------------|---------------------|----------|
| 0 | 0 | 1 | 1.05V |
| 1 | 0 | 0 | 0.900V |

| VID | | | | | | V _{DAC} (V) |
|-----|---|---|---|---|---|----------------------|
| 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1.0500 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0.9000 |


5VS PU maybe leakage in BACO. Change to VGA_3.3VS

VGA_CORE EN change R and C for power down

PX_EN = 0, for Normal Operation
PX_EN = 1, for BACO MODE

PC17
35W==>HPMH-31-0020000064G 0.22u/25v_0603
15W==>HPMH-31-141047-950G 0.1uF/25V/0603
PL803
35W==>HPMH-32-800562-028G 0.56uH 25A PCMC104T-R56MN
15W==>HPMH-32-4000000181G 1uH 18A PCMC104T-1R0MN
PR6
35W==>HPMH-30-220021-990G 20K_0402_F
15W==>HPMH-30-154921-990G 54.9K_0402_F
PR13
35W==>HPMH-30-001006-990G 10_0402_J
15W==>HPMH-30-107521-990G 7.5K_0402_F

















15W 時需改值



| | | |
|-----|-------|-----|
| | 15W | 15W |
| TDC | 15A | 35A |
| OCF | 22.5A | 50A |

| Seymour GDDR5 (15W) | |
|---------------------|----------|
| VID0 | VGA_CORE |
| 0 | 0.9 |
| 1 | 1.1 |


| FLEX Computing | |
|------------------|---------------------------|
| Project Name: | H710D11 |
| Title: | VGA_CORE(TPS51728)35W |
| Size: | Custom |
| Document Number: | HPMH-40GAB6600-B130 |
| Date: | Monday, November 08, 2010 |
| Sheet: | 57 of 63 |




FLEX Computing

| | | | |
|---------------------------------|--|--------------------------------|------------|
| Project Name : H710DI1 | | Title : PAD_SCREW_ Moat Cap | |
| Size : | Document Number : HPMH-40GAB6600-B130 | | Rev : B |
| Date: Monday, November 08, 2010 | | Sheet: 58 of 63 | |


THERMAL




Power Diagram





G3 to S0 (without Deep S4/S5)



G3 to Sx (support Deep S4/S5) This Platform Without SUPPORT




S5 to S0




Blue: PWM
Green: EC
RED: MOSFET or Others

S0 to S5 (WoLAN Disable) (without Deep S4/S5)




S0 to S5 (support Deep S4/S5)



Deep S4/S5

S0 to S4/S5



Start Shutdown Sequence

Blue: PWM
Green: EC
RED: MOSFET or Others

